



DIGITAL SYSTEM CLOCKING

High-Performance and
Low-Power Aspects

VOJIN G. OKLOBDZIJA
VLADIMIR M. STOJANOVIC
DEJAN M. MARKOVIC
NIKOLA M. NEDOVIC



The Institute of Electrical and Electronics Engineers, Inc., New York



A JOHN WILEY & SONS PUBLICATION

CONTENTS

Preface	xiii
Chapter 1 Introduction	1
1.1 Clocking in Synchronous Systems	2
1.2 System Clock Design	8
1.2.1 Global System Clock Generation	9
1.2.2 On-Chip Clock Generation	11
1.2.3 Noise Sources and Loop Bandwidth	14
1.2.4 Design Considerations	15
1.3 Timing Parameters	16
1.3.1 Clock Skew	16
1.3.2 Clock Jitter	17
1.4 Clock Signal Distribution	18
1.4.1 Historical Overview	18
1.4.2 Clock Distribution in Modern Microprocessors	19
Chapter 2 Theory of Clocked Storage Elements	27
2.1 Latch-Based Clocked Storage Elements	27
2.1.1 True-Single-Phase-Clock Latch	29
2.1.2 Pulse Register Single Latch	32
2.2 Flip-Flop	34
2.2.1 Time Window-Based Flip-Flops	41

Chapter 3	Timing and Energy Parameters	47
3.1	Timing Parameters	47
3.1.1	Clock-to-Output Delay, t_{CQ}	47
3.1.2	Setup Time, U	48
3.1.3	Hold Time, H	50
3.1.4	Late Data Arrival and Time Borrowing	52
3.1.5	Early Data Arrival and Internal Race Immunity	53
3.1.6	Minimum Data Pulse Width	54
3.2	Energy Parameters	55
3.2.1	Components of Energy Consumption	55
3.2.2	Energy Breakdown	57
3.2.3	Energy per Transition	60
3.2.4	Glitching Energy	60
3.3	Interface with Clock Network and Combinational Logic	61
3.3.1	Interface with Clock Network	61
3.3.2	Interface with Combinational Logic	62
Chapter 4	Pipelining and Timing Analysis	63
4.1	Analysis of a System that Uses a Flip-Flop	63
4.1.1	Late Data Arrival Analysis	63
4.1.2	Early Data Arrival Analysis	65
4.2	Analysis of a System that Uses a Single Latch	66
4.2.1	Late Data Arrival Analysis	66
4.2.2	Early Signal Arrival Analysis	68
4.3	Analysis of a System with a Two-Phase Clock and Two Latches in an M–S Arrangement	70
4.4	Analysis of a System with a Single-Phase Clock and Dual-Edge-Triggered Storage Elements	75
4.4.1	Late Data Arrival	76
4.4.2	Early Data Arrival	78
Chapter 5	High-Performance System Issues	83
5.1	Absorbing Clock Uncertainties	83
5.1.1	Clock-Uncertainty Absorption Using Soft Clock Edge	85
5.1.2	Timing Analysis with Clock-Uncertainty Absorption	88
5.1.3	Clock-Uncertainty Absorbing Considerations	90

5.2	Time Borrowing	91
5.2.1	Dynamic Time Borrowing	92
5.2.2	Static Time Borrowing	96
5.3	Time Borrowing and Clock Uncertainty	97
5.3.1	Level-Sensitive Clocking	98
5.3.2	Soft-Edge-Sensitive Clocking	102
Chapter 6	Low-Energy System Issues	105
6.1	Low-Swing Circuit Techniques	108
6.1.1	Conventional CSEs with Reduced-Swing Clock Drivers	109
6.1.2	CSE Redesign	110
6.1.3	N-Only CSEs with Low-Supply-Operated Clock Drivers	111
6.2	Clock Gating	112
6.2.1	Global Clock Gating	112
6.2.2	Local Clock Gating	113
6.3	Dual-Edge Triggering	115
6.3.1	Latch-Mux Design	116
6.3.2	Pulsed-Latch Design	117
6.3.3	Flip-Flop	118
6.3.4	Clock Distribution	119
6.4	Glitch Robust Design	122
Chapter 7	Simulation Techniques	125
7.1	The Method of Logical Effort	125
7.1.1	Multistage Logic Networks	126
7.1.2	Logical Effort of Logic Gates Commonly Found in CSEs	127
7.2	Environment Setup	130
7.2.1	HLFF Sizing Example	134
7.2.2	M-SAFF Sizing Example	136
7.2.3	Energy Measurements	137
7.2.4	Automating the Simulations	138
7.3	Appendix	139
7.3.1	The CSE Characterization Script	139
7.3.2	Simulation Bench for FO4 Inverter Delay Extraction (simInv.hsp)	146
7.3.3	CSE Simulation Bench in SPICE (sim.hsp)	148

7.3.4	Example HLFF Deck (hlff16.hsp)	151
7.3.5	Example M-SAFF Deck (saff16.hsp)	153
Chapter 8 State-of-the-Art Clocked Storage Elements in CMOS Technology		155
8.1	Master–Slave Latch Examples	155
8.1.1	Derivation of Master–Slave Latch	155
8.1.2	C ² MOS Master–Slave Latch	158
8.1.3	Comparison	158
8.2	Flip-Flop Examples	159
8.2.1	Hybrid-Latch Flip-Flop	159
8.2.2	Semidynamic Flip-Flop	160
8.2.3	Sense-Amplifier-Based Flip-Flop	161
8.2.4	Modified Sense-Amplifier-Based Flip-Flop	163
8.2.5	Comparison	164
8.3	Clocked Storage Elements with Local Clock Gating	167
8.3.1	Master–Slave Latch with Local Clock Gating	168
8.3.2	Data-Transition Look-Ahead Latch	169
8.3.3	Clock-on-Demand Pulsed Latch	172
8.3.4	Conditional Capture Flip-Flop	174
8.3.5	Comparison	176
8.4	Low-Swing Clock Storage Elements	177
8.4.1	CSE Examples	177
8.4.2	Comparison	178
8.5	Dual-Edge-Triggered Clocked Storage Elements	180
8.5.1	DET Latch-Mux	180
8.5.2	DET C ² MOS Latch-Mux	181
8.5.3	DET Pulsed-Latch	182
8.5.4	DET Symmetric Pulse Generator Flip-Flop	183
8.5.5	Comparison	184
8.6	Summary	187
Chapter 9 Microprocessor Examples		189
9.1	Clocking for Intel Microprocessors	190
9.1.1	IA-32 Pentium Pro	191
9.1.2	First IA-64 Microprocessor	193
9.1.3	Pentium 4	196
9.2	Sun Microsystems Ultrasparc-III Clocking	200
9.2.1	Clocking	201
9.2.2	Storage Elements	202

9.3	Alpha Clocking: A Historical Overview	207
9.3.1	Clocking	208
9.3.2	Clocked Storage Elements	212
9.4	Clocked Storage Elements in IBM Processors	217
9.4.1	Level-Sensitive Scan Design	218
9.4.2	Examples of Clocked Storage Elements	221
References		233
Index		241